Skip navigation
  • 中文
  • English

DSpace CRIS

  • DSpace logo
  • Home
  • Research Outputs
  • Researchers
  • Organizations
  • Projects
  • Explore by
    • Research Outputs
    • Researchers
    • Organizations
    • Projects
  • Communities & Collections
  • SDGs
  • Sign in
  • 中文
  • English
  1. National Taiwan Ocean University Research Hub
  2. 電機資訊學院
  3. 光電與材料科技學系
Please use this identifier to cite or link to this item: http://scholars.ntou.edu.tw/handle/123456789/23012
Title: Enhanced Solar Cell Performance of Cu2ZnSn(S,Se)4 Thin Films through Structural Control by Using Multi-metallic Stacked Nanolayers and Fast Ramping Process for Sulfo-selenization
Authors: Wei-Chao Chen
Cheng-Ying Chen 
Venkatesh Tunuguntla
Shao Hung Lu
Chaochin Su
Chih-Hao Lee
Kuei-Hsien Chen
Li-Chyong Chen
Keywords: CU2ZNSNS4 FILMS;FORMATION MECHANISM;SULFURIZATION;LAYERS
Issue Date: Sep-2016
Publisher: Elsevier
Journal Volume: 30
Start page/Pages: 762-770
Source: Nano Energy
Abstract: 
In this paper, Cu2ZnSn(S,Se)(4) (CZTSSe) thin-films were prepared by sulfo-selenization of metal precursors in H2S environment instead of using metal selenides/sulfides as precursors. High quality CZTSSe thin films were obtained using multi-stacking metallic nanolayer precursors undergoing a fast ramping process. For the preparation of metallic stacked nanolayer precursors, we have developed a 9-layer sequential deposition of Sn/Zn/Cu metal stack onto Mo-coated soda lime glass substrate by RF-sputtering. Due to inevitable metal inter diffusion during the sulfo-selenization, we further studied the effect of the Sn/Zn/Cu metal stacking number (therefore, the layer thickness) on the quality of thin film with respect to its device performance. In the device prepared with conventional 3-layer stack, due to insufficient inter-diffusion of precursors, excessive Cu-rich secondary phase was formed at the back contact region and resulted in poor performance of devices. By using the modified 9-layer stacked precursor and fast ramping heating process the device efficiency can be improved from 4.9% to 7.7% and open circuit voltage from 0.44 to 0.5 V. This improvement can be ascribed to a compact, smooth microstructure, presence of bronze formation and the suppression of Cu-rich bi-layer formation in the 9-layer approach.
URI: http://scholars.ntou.edu.tw/handle/123456789/23012
ISSN: 2211-2855
DOI: 10.1016/j.nanoen.2016.09.022
Appears in Collections:光電與材料科技學系

Show full item record

WEB OF SCIENCETM
Citations

21
Last Week
0
Last month
checked on Jun 27, 2023

Page view(s)

143
checked on Jun 30, 2025

Google ScholarTM

Check

Altmetric

Altmetric

Related Items in TAIR


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Explore by
  • Communities & Collections
  • Research Outputs
  • Researchers
  • Organizations
  • Projects
Build with DSpace-CRIS - Extension maintained and optimized by Logo 4SCIENCE Feedback