Skip navigation
  • 中文
  • English

DSpace CRIS

  • DSpace logo
  • 首頁
  • 研究成果檢索
  • 研究人員
  • 單位
  • 計畫
  • 分類瀏覽
    • 研究成果檢索
    • 研究人員
    • 單位
    • 計畫
  • 機構典藏
  • SDGs
  • 登入
  • 中文
  • English
  1. National Taiwan Ocean University Research Hub
  2. 電機資訊學院
  3. 電機工程學系
請用此 Handle URI 來引用此文件: http://scholars.ntou.edu.tw/handle/123456789/17266
DC 欄位值語言
dc.contributor.authorChang, Ching-Hongen_US
dc.contributor.authorLin, Yue-Changen_US
dc.contributor.authorNiu, Jing-Shiuanen_US
dc.contributor.authorLour, Wen-Shiungen_US
dc.contributor.authorTsai, Jung-Huien_US
dc.contributor.authorLiu, Wen-Chauen_US
dc.date.accessioned2021-06-10T05:33:52Z-
dc.date.available2021-06-10T05:33:52Z-
dc.date.issued2021-01-01-
dc.identifier.issn1947-2935-
dc.identifier.urihttp://scholars.ntou.edu.tw/handle/123456789/17266-
dc.description.abstractIn this work, an AlGaN/GaN enhancement-mode high electron mobility transistor (HEMT) with two-step gate recess and electroless plating (EP) approaches is reported. Scanning electron microscopy and atomic force microscopy surface analysis are used to analysis the related properties of the EP-gate structure. A positive threshold voltage Vth of 0.68 V is obtained for the enhancement-mode EP-HEMT. In addition, a traditional HEMT based on thermal-evaporation gate is compared for the demonstration of the studied EP-HEMT with the improved performance, such as a higher maximum drain saturation current of 228.9 mA/mm, a higher maximum transconductance of 107.2 mS/mm, a lower gate leakage current of 1.2 x 10(-7) mA/mm, and a higher ON/OFF drain current ratio of 4.57 x 10(5).en_US
dc.language.isoEnglishen_US
dc.publisherAMER SCIENTIFIC PUBLISHERSen_US
dc.relation.ispartofSCIENCE OF ADVANCED MATERIALSen_US
dc.subjectHEMTen_US
dc.subjectTwo-Step Gate Recessen_US
dc.subjectEnhancement-Modeen_US
dc.subjectElectroless Platingen_US
dc.subjectThreshold Voltageen_US
dc.subjectON/OFF Drain Current Ratioen_US
dc.titleHigh-Performance AlGaN/GaN Enhancement-Mode High Electron Mobility Transistor by Two-Step Gate Recess and Electroless-Plating Approachesen_US
dc.typejournal articleen_US
dc.identifier.doi10.1166/sam.2021.3823-
dc.identifier.isiWOS:000632848200004-
dc.relation.journalvolume13en_US
dc.relation.journalissue1en_US
dc.relation.pages30-35en_US
item.openairetypejournal article-
item.fulltextno fulltext-
item.openairecristypehttp://purl.org/coar/resource_type/c_6501-
item.grantfulltextnone-
item.cerifentitytypePublications-
item.languageiso639-1English-
crisitem.author.deptCollege of Electrical Engineering and Computer Science-
crisitem.author.deptDepartment of Electrical Engineering-
crisitem.author.deptNational Taiwan Ocean University,NTOU-
crisitem.author.parentorgNational Taiwan Ocean University,NTOU-
crisitem.author.parentorgCollege of Electrical Engineering and Computer Science-
顯示於:電機工程學系
顯示文件簡單紀錄

WEB OF SCIENCETM
Citations

3
上周
0
上個月
0
checked on 2023/6/27

Page view(s)

122
上周
0
上個月
0
checked on 2025/6/30

Google ScholarTM

檢查

Altmetric

Altmetric

TAIR相關文章


在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

瀏覽
  • 機構典藏
  • 研究成果檢索
  • 研究人員
  • 單位
  • 計畫
DSpace-CRIS Software Copyright © 2002-  Duraspace   4science - Extension maintained and optimized by NTU Library Logo 4SCIENCE 回饋