Skip navigation
  • 中文
  • English

DSpace CRIS

  • DSpace logo
  • 首頁
  • 研究成果檢索
  • 研究人員
  • 單位
  • 計畫
  • 分類瀏覽
    • 研究成果檢索
    • 研究人員
    • 單位
    • 計畫
  • 機構典藏
  • SDGs
  • 登入
  • 中文
  • English
  1. National Taiwan Ocean University Research Hub
  2. 電機資訊學院
  3. 電機工程學系
請用此 Handle URI 來引用此文件: http://scholars.ntou.edu.tw/handle/123456789/17266
標題: High-Performance AlGaN/GaN Enhancement-Mode High Electron Mobility Transistor by Two-Step Gate Recess and Electroless-Plating Approaches
作者: Chang, Ching-Hong
Lin, Yue-Chang
Niu, Jing-Shiuan
Lour, Wen-Shiung 
Tsai, Jung-Hui
Liu, Wen-Chau
關鍵字: HEMT;Two-Step Gate Recess;Enhancement-Mode;Electroless Plating;Threshold Voltage;ON/OFF Drain Current Ratio
公開日期: 1-一月-2021
出版社: AMER SCIENTIFIC PUBLISHERS
卷: 13
期: 1
起(迄)頁: 30-35
來源出版物: SCIENCE OF ADVANCED MATERIALS
摘要: 
In this work, an AlGaN/GaN enhancement-mode high electron mobility transistor (HEMT) with two-step gate recess and electroless plating (EP) approaches is reported. Scanning electron microscopy and atomic force microscopy surface analysis are used to analysis the related properties of the EP-gate structure. A positive threshold voltage Vth of 0.68 V is obtained for the enhancement-mode EP-HEMT. In addition, a traditional HEMT based on thermal-evaporation gate is compared for the demonstration of the studied EP-HEMT with the improved performance, such as a higher maximum drain saturation current of 228.9 mA/mm, a higher maximum transconductance of 107.2 mS/mm, a lower gate leakage current of 1.2 x 10(-7) mA/mm, and a higher ON/OFF drain current ratio of 4.57 x 10(5).
URI: http://scholars.ntou.edu.tw/handle/123456789/17266
ISSN: 1947-2935
DOI: 10.1166/sam.2021.3823
顯示於:電機工程學系

顯示文件完整紀錄

Google ScholarTM

檢查

Altmetric

Altmetric

TAIR相關文章


在 IR 系統中的文件,除了特別指名其著作權條款之外,均受到著作權保護,並且保留所有的權利。

瀏覽
  • 機構典藏
  • 研究成果檢索
  • 研究人員
  • 單位
  • 計畫
DSpace-CRIS Software Copyright © 2002-  Duraspace   4science - Extension maintained and optimized by NTU Library Logo 4SCIENCE 回饋