Skip navigation
  • 中文
  • English

DSpace CRIS

  • DSpace logo
  • Home
  • Research Outputs
  • Researchers
  • Organizations
  • Projects
  • Explore by
    • Research Outputs
    • Researchers
    • Organizations
    • Projects
  • Communities & Collections
  • SDGs
  • Sign in
  • 中文
  • English
  1. National Taiwan Ocean University Research Hub
  2. 電機資訊學院
  3. 電機工程學系
Please use this identifier to cite or link to this item: http://scholars.ntou.edu.tw/handle/123456789/21446
Title: Dual PWM Control for High Step-Down DC–DC Converters
Authors: Chuang-Wei Tseng
Jian-Hong Liu 
Ching-Tsai Pan
Chia-Chi Chu
Keywords: DC-DC power convertors;power inductors;PWM power convertors;switching convertors;waveform generators;DC–dc converters;dual pulsewidth modulation (PWM) control;high step-down conversion ratio;small-signal analysis
Issue Date: Jul-2020
Publisher: IEEE
Journal Volume: 56
Journal Issue: 4
Start page/Pages: 4272 - 4287
Source: Transactions on Industry Applications
Abstract: 
The conventional step-down dc-dc converters under the single pulsewidth modulation (PWM) control scheme may not provide enough step-down voltage conversion capabilities with considering the minimum on-time and the switching frequency of the power switch. In order to overcome this difficulty, a dual PWM control scheme for designing the high step-down dc-dc converter is proposed in this article. Both high-frequency and low-frequency PWM waveform generators are utilized in synthesizing the dual PWM control of buck converters. The resulting PWM waveform will lead to various switching cycles, and five operating modes of the buck converter, which can be defined accordingly. The operation principle of the proposed converter and its small-signal switched model are presented in detail. One salient feature of the proposed design is that if the duty cycle of the high-frequency PWM is exactly equal to that of the low-frequency PWM, by exploring the volt-second balance condition, the voltage gain can be expressed as the quadratic formula of the duty cycle of the PWM signal when power switches are operated under the continuous conduction mode. Thus, a high step-down conversion ratio and significant reductions of the inductor current ripple can be ensured simultaneously. Since no modifications of the conventional circuit topology are made, the proposed scheme is very cost-effective. Simulation studies and hardware prototype circuit implementations are conducted to validate the proposed design with satisfactory performance.
URI: http://scholars.ntou.edu.tw/handle/123456789/21446
ISSN: 0093-9994
DOI: 10.1109/TIA.2020.2993220
Appears in Collections:電機工程學系

Show full item record

WEB OF SCIENCETM
Citations

3
Last Week
0
Last month
0
checked on Jun 27, 2023

Page view(s)

113
Last Week
0
Last month
0
checked on Jun 30, 2025

Google ScholarTM

Check

Altmetric

Altmetric

Related Items in TAIR


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.

Explore by
  • Communities & Collections
  • Research Outputs
  • Researchers
  • Organizations
  • Projects
Build with DSpace-CRIS - Extension maintained and optimized by Logo 4SCIENCE Feedback