Issue Date | Title | Author(s) | Source | WOS | Fulltext/Archive link |
---|---|---|---|---|---|
2014 | A low-power, area-efficient all-digital delay-locked loop for DDR3 SDRAM controller | Hong-Ming Chen ; Ma, S.; Wang, L.; Zhang, H.; Pan, K. Y.; Cheng, Y. H. | Science China-Information Sciences |